Efficient VLSI Architectures for High-speed Ethernet Transceivers

Efficient VLSI Architectures for High-speed Ethernet Transceivers

4.11 - 1251 ratings - Source



A novel feedforward delayed FEXT canceller in a THP based system is developed to remove FEXT as noise. Unlike conventional techniques on FEXT cancellation, the proposed FEXT canceller can mitigate the non-causal part of FEXT; thus it can achieve better cancellation performance. In addition, a modified design is developed by eliminating the feedback loops in the FEXT cancellers such that the resulting feedforward FEXT canceller is suitable for high speed applications.... of the proposed FEXT cancellation with TH precoding is first made, and then Iƒti( k) can be obtained using equation (2.1). Fig. 2.7 shows the block diagram of the proposed FEXT cancellation in a TH precoding system. At the far end transmitter, anbsp;...


Title:Efficient VLSI Architectures for High-speed Ethernet Transceivers
Author:
Publisher:ProQuest - 2008
ISBN-13:

You must register with us as either a Registered User before you can Download this Book. You'll be greeted by a simple sign-up page.

Once you have finished the sign-up process, you will be redirected to your download Book page.

How it works:
  • 1. Register a free 1 month Trial Account.
  • 2. Download as many books as you like (Personal use)
  • 3. Cancel the membership at any time if not satisfied.


Click button below to register and download Ebook
Privacy Policy | Contact | DMCA